Posts

Showing posts from February, 2025

Read interleaving

AXI4 read interleaving allows multiple read transactions from different IDs to be interleaved on the same read data channel ( R channel). This is useful in high-performance systems where multiple masters or outstanding transactions need to share bandwidth efficiently. Example Scenario of AXI4 Read Interleaving System Setup: A master initiates read transactions to different memory locations. The slave supports interleaved read responses , meaning it can return data out of order as long as RID (Read ID) is used to identify responses correctly. The interleaving is controlled using the ARQOS (read QoS) and RREADY signals. Read Transaction Details: ID Address Burst Type Data Count 1 0x1000 INCR 4 2 0x2000 INCR 4 The master sends two read transactions with different IDs (RID 1 and RID 2). The slave starts responding to ID 1 first but then interleaves responses from ID 2. The responses on the R channel are interleaved but correctly marked with RID . ...